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I. SUMMARY AND CONCLUSIONS
Previous papers have presented simplified RF front-end and antenna preamp
circuits for 100 KHz LORAN-C receivers (see "Mini-L LORAN-C Receiver" in 73
Magazine, Apri I-Mary 1978). This report covers the circuit detai I for a set of CMOS
phase-locked loop boards and control system to convert the RF front end zero crossings
to time difference navigation information. The system operates in the manual search-
automatic tracking mode and is dependent on the quality of the RF input data. Two
complete, portable, receiver systems have been fabricated. These are intended to
provide mobile and airborne data collection opp%-v-}us for determining the precision
of envelope-only sampling of the LORAN-C sigr.Qls. The experimental hardware
demonstrates that relatively simple receivers for marine use are possible with a precision
of f 1 microsecond. The receiver operator is required to monitor and position the LORAN-
C signals with a small scope display system. Computer controlled automation of this
manual search operation is the subject of continuing investigation.
The circuit details presented here may be of interest to other LORAN-C
experimenters. The apparatus is not intended as a production prototype but rather
as a demonstration of passible techniques which might be used in future receiver systems.
The time difference readout technique used involves a single LSI counter chip with direct
drive to an LED display. This method may be of interest for other types of LORAN-C
processors with entirely different operational methods but with the same goal of deter-
mining a time'interval between groups of pulses.
This report is intended to show at least one way of fabricating a simple LORAN-
C receiver. Two models of this receiver have been fabricated and tested. Both have been
used in portable automotive operation and in airborne tests with a microcomputer for
altering the output TD information directly from the 8-pulse or GRI PLL outputs. Within
the limitations of the RF front-end envelope deriver methods used, this hybrid analog
VCXO-digital phase-locked loop technique can provide t 1 psec precision when every-
thing is properly adjusted. Future reports will present some of the navigation test results.
The data presented here should provide sufficient detail to enable the skilled experi-
menter to utilize these techniques in other LORAN-C systems.
II. SYSTEM CONCEPT
Figure 1 is . a block diagram of the system concept where it is assumed that an
external RF front-end board provides a derived envelope suitable for observing on a
scope display, and a 10 psec width pulse starting at some reproducible point on the
envelope such as the ideal 30 psec sample point. Details of RF cycle delay and add
envelope derivers using autocorrelation methods in the front end will be presented in
other reports.
A 100 KHz phase locked -400p
 board is required for each LORAN-C station. A
typical receiver would have three of these PLL boards, a common GRI-BCD switch, a
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station selector for advance-retard positioning of each PLL, and a TD readout counter.
A small triggered sweep scope Bich as the NLS MS-15 Miniscope is used as a signal
acquisition aid. The receiver operates in the manual search-automatic tracking mode
and can provide ouxi liary outputs to drive external, computer-aided, navigation devices.
III.	 PHASE LOCKED LOOP BOARDS
Figure 2 is a diagram of a sample-and-hold phase detector and a 100 KHz VCXO
(voltage controlled crystal oscillator). Each PLL board contains these circuits. The
phase detector compares the position of the incoming LORAN-C samples with an 8-
pulse replica (also generated later in the PLL board) and averages the resulting DC
error voltage over 16-pulse groups or over two GRI periods. This DC signal is further
filtered and used as the input error to the VCXO. The output of the VCXO on 100 KHz
drives the count down chain and 8-pulse generator of Figure 3. The loop is locked when
the LORAN-C pulses and the 8-pulse replica overlap just sufficiently to create enough
DC error to keep the oscillator centered on 100 KHz. This is a first-order PLL system
with a loop bandwidth of about 1 Hz. The 8-pulse replica ignores the phase code and
the master 9th pulse. It consists of 10 psec pulses spaced exactly 1 ms apart, and re-
peating at whatever GRI rate is set on the BCD thumbwheeI switches. The LSB decade
ahead of the GRI decades is programmed to divide by 9, 10, or 11 to speed up or slow
down each PLL. This allows positioning or each loop to agree with the incoming signal.
The loop DC error signal operates a comparator to provide a lock indication when the
signals are all lined up within the 8-pulse sample windows.
Obviously the most critical part of this circuit is the VCXO. 100 KHz watch
size crystals obtained from Reeves-Hoffman provide a tuning range of about t 1 Hz.
Each VCXO is carefully offset to about 99999.5 Hz in the unlocked condition and the
DC error increase pulls the oscillator higher in frequency to achieve lock. In assembling
the PLL boards it is usually necessary to prepare a test jig with on accurate external
variable DC source by opening up the loop from the phase detector output. Typical
tuning characteristics as measured at the DC error test point ahead of the 270K isolating
resistor (Figure 2) should be 99999.5 Hz for a low control voltage of 0.7 to I.OV and
a high reading of 100000.5 Hz for control voltages in the 2.5 to 3.0 volt range. It
may be necessary to change the tuning capacitors to achieve this depending on the
particular crystals used. Unfortunately the miniature watch-size crystals are not
generally available except in quantity orders of 100 or more. JAN, USCC, and Bliley
100 KHz, standard size, crystal units have also been used in one of the receivers with
reasonable success.
A possible circuit board layout and parts overlay diagram are illustrated in Figures
4 and 5 for the PLL boards. The 4029 counter chips may be changed to 4510 types except
for the LSD which requires a binary mode 4029 or 4516. If the 4516 is used it is necessary
to break one foi I jumper to pin 09 and ground this pin to 010. The board layout is pre-
pared assuming the use of 4029 chips for all counter stages. A 100 KHz output is avail-
able from each PLL board for external use as a source for checking frequency counters
and timers when the loap is locked to LORAN-C. A GRI test point is also on each board.
-3-
IPHASE DETECTOR
(^
	 SAMPLE !& AOLD
t n 160psec.
+5	 SD Q +4013
8-Pulse	 2N545^7.^
Input C _	 47k	 4007
RQ
IRQ Input	 .00S	 2.
from Mini-L
RF front-end
LOOP FILTER
t a 1 to3see.
+s
al.
TR_2
C
^ error
eat point
External LSD lock indicator
Comparator	 on Control board
22k i\	
LED 270 +5
5k trim
+5
—^
lock indicator ad f.	 ^y control	 t Qe	 _ ._
10 t	 Ow
100kHa	 }4001 100kHz
vCXO Output
VCXO CHARACTERISTICS
.01 100kHs crystal Rffi70 JAN
7 k	 n 23 22k 100k
u R2 100k 100k
_1...001	 MV209	 xtal Ct	 R1 150k 220k
or MV109 C 618mf loaf
Ct 8-50pf 16-100pf
tuning range !:MHz t3Hz
(+lto+4V)
MINI-L PLL CIRCUIT
Figure 2. Phase Detector and VCXO.
-4-
isearch
to lOOkHz 	 bits 1&2
buffers	 from
/	 control board
^Ci 1preset
	 Counter used
DC control	 lOOkHz VCXO	 4029 (4516) C	 in binary mode
input
	
L /D VID	 normal + 10
advance t 11TT--*5 	r,	 retard ♦ 9
lOOkHz to 8-pulse 46
*lt001
nominal lOkHz
	
GRI Rate Generator	 0+5
BCD switch
	
BCD switch	 jBCD sw tci h Commgn busing
I 102 	103	 I	 104	 on Mother board
prese
	
CA	 Ci	 p^ege CA
	 i	 r s tCA
4029 (4510)	 4029 (4510)	 4029 (4510)
j C _--B/D U !	 C L
	
B/D	 _ _B^D _ UO
i
44001
GRI Pulse
Monitor
.001 1;
100kiz from VCXO
8-Pulse Generator
C	 CE 4017T
K Q	
R	
--	
4`4001
14013
MINI-L I'LL CIRCUIT
8-Pulse Out
to sync
1C	 phase
detector
Figure 3. GRI and 8-Pulse Generator.
-5-
^	 ^	 1
CJ
s
N
G p..-,gyp
O
r^
v
c14)
a
c,
c 1
O M
W O\N
h
Gu +^
r4 a
o
.p 4 k
U N ^
t%1
cO
E
OU
a
8
J
m
U0
U
OJ
S
G-
J
a
U-
c
v
rn
U)
t7
0----0
W
c.
s,
a
w
.r,
X:N
A6	
4T	
4J
CV
a'1V M vaO c.^ x
N -	 U
	
M	
°T	 o
x	
(— ONN
U O
CA, $4N
-^
x
^1 ^N
--- AW	 GAG
o—^/1NINb^-o
N Q
^ 1
b
M
H
G
H y^
	
ti	 C-15 o
a
o	 -	 o
ONO o--oN HOto	 Q.._. fi
M
r-4O
a
U
0-4 cc
N	 N
H
 x it N
C0
00 r-i
C)
D	
r-i 4 r 1	 N	
-^*	 r -I N.
ON
o^
r-.
ON c>
N r-4
G tin
-b-
2
L J
J
V
CL
J
J
CL
ca
coo
co LL
e^
0
h
r
J
1
V
a 
CY
tH a
O O
_ Nl0 0=	 •^
0
a
^ u o ^ a >
o r^4 a o ^n
.^ w ap  
	
t
^Q	
^-
N .7 QI CT .? td C;—..'; C.1 a
i	 —	 %„	 Page -7-	
.^)
The GRI pulse occurs before the 8-pulse output by exactly whatever is programmed on
the GRI switch LSD section. Thus for a GRI rate of 99300 psec the GRI pulse anticipates
the 8-pulse group by 300 N°	 This might be of value in external computer-aided data
reduction of the TD data and in automatic search after loss of lock for future computer-
aided systems.
The phase code averaging method used here may cause some problems when loves
level or noisy signals are sampled. This problem is the subject of further investigation
with the ultimate goal of substituting an all-digital or DPLL system with a common 1 MHz
oscillator and adding or subtracting pulses from the first counting stage to achieve lock.
The hybrid method using 100 KHz VCXOs has the advantage of minimizing the chip
count per loop in the present implementation.
IV. MOTHER BOARD
Three of the PLL boards are intended to plug into a mother board which con-
tains a power supply regulator, socket strips, provision for a common BCD GRI switch,
and a socket to plug in the control and TD rc.•adout circuit board. A buffer amplifier
is also provided on the board (Figure 4 overlay diagram) which is shown wired for 100
KHz outputs, but other signals such as the GRI or 8-pulse could be brought out with a
few minor changes on each of the PLL boards. The BCD decade switch is terminated
with 22K resistors to ground so that a simple +5V common wire to each switch section
provides theproper BCD code at each PLL terminal strip in parallel. Two of the binary
divider bits are also brought out and commutated on the mother board so as to provide
a set of wires to control each PLL independently on the control board. An LED indicator
lead from each PLL is similarly routed to the control board, and the 8-pu Ise lead is wired
through the selector switch to enable checking each PLL independently with a monitor
scope. A PC board layout of the motherboard is illustrated in Figure 7.
V. CONTROL NND TD DISPLAY BOARD
One of the slots (labeled m) on the mother board is reserved for the master
station PLL, and atoggle switch on the control board wired to use either of the other
two PLLslots as on off or stop signal for the TD counter. Figure 8 is a diagram of the
control circuit. The first master 8-pulse event starts the time interval flip-flop and
the 1st slave selected stops the flip-flop, providing a time interval. The interval is
filled with 1 MHz pulses from a crystal oscillator through gating inside the Intersil
7208 counter chip shown in Figure 9. Either 10 or 100 of these intervals of 1 MHz
pulses can be hardwired on the control board to provide the total time interval count
to the 7208 IC. The count is stored in the counter chip after each 10 or 100 time
intervals and the counter reset for the next series of intervals. Thus, at GRIs in the
9930 range the counter wi II update about once per second in the divide by 10 or IOT
mode. Similarly the counter will update about every 10 seconds in the 100T moda.
Pods are provided on the control board so that the user can wire an additional T-
selector toggle switch and change the decimal point as well as the count mode.
One receiver was hardwired with a permanent 10T, and in the other a DPDT switch
was used.
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The 1 MHz crystal oscillator provides the reference which should be set to much
bc'ter than 10 Hz to provide I microsecond timing precision within each GRI interval.
The counter wi I I actually read to 0.1 psec because of tfie period averaging in the IOT
mode (or to 0.01 microseconds in the 100T mode). However, it is wise not to trust these
fractional readings unless very tight PLL circuits are used and high precision insured in
the RF front-end sampling. The 100T mode helps in averaging out the cross rate inter-
ference problem. Extra pads are provided for capacitors near the 1 MHz oscillator so
that a variety of 1 MHz crystals might be trimmed to the correct frequency or even
temperature compensated in series or parallel with suitable TC or NPO capacitors.
At some future time it is planned to make this some crystal oscillator the reference for
an all-digital DPLL system by changing the PLL boards and using the some mother board
and control-TD readout system with only minor changes. A parts layout is illustrated
in Figure 10 with the PC foil layout shown in Figure 11.
VI.	 MECHANICAL DETAILS
The control board is intended to be mounted parallel to a panel with the 3-section
(Mouser IONW033) 3-pole selector switch nut as the primary support. Additional support
can be provided by suitable locating the toggle and push button switches. Other arrange-
ments are possible, including mounting the control board well away from the panel, and
using a wiring harness to panel mounted control elements. The front panel should con-
tain somt rm of gain control for the front-end, a power on-off switch, and coaxial
fittings fe he envelope monitor output and sync. terminal from Figure 8.
One problem experienced is that of failure of the momentary pushbutton switches
after a few thousand operations. We finally ended up with some more expensive Grayhill
switches and used good quality miniature toggles selling in the $1.50 range. The extra
cost is wall worth the improved performance. In assembling the board and panel, care
should be taken to avoid overtightening nuts on switches so as to prevent panel warping
in case of misalignment of the holes.
In wiring up a complete system, some form of metal box is preferred to provide
some shielding. The envelope output from the front-end and the 8-pulse output can be
fed back into the front-end, creating all sorts of problems in open breadboard layouts
with no electrostatic isolation of the antenna and preamp. Electromagnetic radiation
is also a problem sometimes as in the case of a nearby TV set horizontal oscillator
which radiates i strong 6th harmonic component right in the middle of the LORAN-C
band. In both of the receivers fabricated, the front-end board was mounted to the
rear of the box, weli grounded to the chassis, with the PLL assemblies and control
board to the front. There is no cross-talk problem with the low power CMOS at the
low impedance RF board input. However, the preamplifier must be isolated with a
length of coaxial cable back to the main receiver such that it is well outside the
"Faraday Cage" formed by the vehicle and the receiver processing box.
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VII.	 RECEIVER OPERATION
Operation is quite simple. The station selector is turned to the master position
and the advance-retard buttons operated unti I the master station is locked on the left
edge of the scope by observing the lock indicator LED. Each desired slave station is
similarly positioned. The TD counter then starts reading time differences between
selectea station pairs directly in microseconds. A fast-normal switch allows rapid
slewing of the stations in the search mode and a normal slew rate of only 50 Nsec
per button push when near the correct point. The PLL circuits are offset about 0.5 Hz
such that they wi I I slew to lock at about 5 Nsec/sec when approaching lock. We
usually bring the stations to within 50 Nsec of the left edge of the scope trace and
then let the loops automatically come to lock (about 10 seconds to 50 seconds depend-
ing on the sample point selected from the front-end).
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